From 70b77304f37d9681aa3bfa0eb57df0bcfd1aef81 Mon Sep 17 00:00:00 2001
From: Michael Abed <michaelabed@gmail.com>
Date: Fri, 17 Feb 2012 12:08:05 -0500
Subject: make it work

---
 .../lab1.data/constrs_1/designprops.xml            | 29 ++++++++++++++++++++++
 planAhead_run_1/lab1.data/constrs_1/fileset.xml    | 20 +++++++++++++++
 planAhead_run_1/lab1.data/constrs_1/usercols.xml   |  4 +++
 3 files changed, 53 insertions(+)
 create mode 100755 planAhead_run_1/lab1.data/constrs_1/designprops.xml
 create mode 100755 planAhead_run_1/lab1.data/constrs_1/usercols.xml

(limited to 'planAhead_run_1/lab1.data/constrs_1')

diff --git a/planAhead_run_1/lab1.data/constrs_1/designprops.xml b/planAhead_run_1/lab1.data/constrs_1/designprops.xml
new file mode 100755
index 0000000..ae00c39
--- /dev/null
+++ b/planAhead_run_1/lab1.data/constrs_1/designprops.xml
@@ -0,0 +1,29 @@
+<?xml version="1.0"?>
+<Compat Version="1" Minor="4">
+	<CompatParts>
+	</CompatParts>
+	<ConfigModes>
+		<Mode Id="JTAG"/>
+	</ConfigModes>
+	<PortProps>
+		<Port Name="A" OffChipTerm="NONE"/>
+		<Port Name="B" OffChipTerm="NONE"/>
+		<Port Name="C" OffChipTerm="NONE"/>
+		<Port Name="D" OffChipTerm="NONE"/>
+		<Port Name="S0" OffChipTerm="NONE"/>
+		<Port Name="S1" OffChipTerm="NONE"/>
+		<Port Name="AN0" OffChipTerm="FP_VTT_50"/>
+		<Port Name="AN1" OffChipTerm="FP_VTT_50"/>
+		<Port Name="AN2" OffChipTerm="FP_VTT_50"/>
+		<Port Name="AN3" OffChipTerm="FP_VTT_50"/>
+		<Port Name="a_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="b_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="c_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="d_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="e_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="f_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="g_out" OffChipTerm="FP_VTT_50"/>
+		<Port Name="sign" OffChipTerm="FP_VTT_50"/>
+	</PortProps>
+</Compat>
+
diff --git a/planAhead_run_1/lab1.data/constrs_1/fileset.xml b/planAhead_run_1/lab1.data/constrs_1/fileset.xml
index 80984cf..6fa147b 100755
--- a/planAhead_run_1/lab1.data/constrs_1/fileset.xml
+++ b/planAhead_run_1/lab1.data/constrs_1/fileset.xml
@@ -15,6 +15,26 @@
 						Val="1"/>
 			</FileInfo>
 		</File>
+		<File Path="$PDATADIR/constrs_1/designprops.xml">
+			<FileInfo SFType="CompatPartsDb">
+				<Attr Name="UsedInSynthesis"
+						Val="1"/>
+				<Attr Name="UsedInImplementation"
+						Val="1"/>
+				<Attr Name="UsedInSimulation"
+						Val="1"/>
+			</FileInfo>
+		</File>
+		<File Path="$PDATADIR/constrs_1/usercols.xml">
+			<FileInfo SFType="UserColsDb">
+				<Attr Name="UsedInSynthesis"
+						Val="1"/>
+				<Attr Name="UsedInImplementation"
+						Val="1"/>
+				<Attr Name="UsedInSimulation"
+						Val="1"/>
+			</FileInfo>
+		</File>
 		<Config>
 			<Option Name="TargetConstrsFile"
 					Val="$PPRDIR/../ALU.ucf"/>
diff --git a/planAhead_run_1/lab1.data/constrs_1/usercols.xml b/planAhead_run_1/lab1.data/constrs_1/usercols.xml
new file mode 100755
index 0000000..b2e369a
--- /dev/null
+++ b/planAhead_run_1/lab1.data/constrs_1/usercols.xml
@@ -0,0 +1,4 @@
+<?xml version="1.0"?>
+<UserColInfo Version="1" Minor="0">
+</UserColInfo>
+
-- 
cgit v1.2.3-54-g00ecf