Xilinx System Settings Report

From 0bdf2f0b18f7e2986336f8afc67fe18b8b382e7a Mon Sep 17 00:00:00 2001 From: Michael Abed Date: Thu, 16 Feb 2012 15:46:55 -0500 Subject: initial commit --- ALUSHOW_envsettings.html | 395 +++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 395 insertions(+) create mode 100644 ALUSHOW_envsettings.html (limited to 'ALUSHOW_envsettings.html') diff --git a/ALUSHOW_envsettings.html b/ALUSHOW_envsettings.html new file mode 100644 index 0000000..2c8f42b --- /dev/null +++ b/ALUSHOW_envsettings.html @@ -0,0 +1,395 @@ +Xilinx System Settings Report + +System Settings
+ +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

Environment Settings
Environment Variable	xst	ngdbuild	map	par
PATH	C: \Xilinx\13.3\ISE_DS\ISE\\lib\nt64;C: \Xilinx\13.3\ISE_DS\ISE\\bin\nt64;C: \Xilinx\13.3\ISE_DS\PlanAhead\bin;C: \Xilinx\13.3\ISE_DS\ISE\bin\nt64;C: \Xilinx\13.3\ISE_DS\ISE\lib\nt64;C: \Xilinx\13.3\ISE_DS\EDK\bin\nt64;C: \Xilinx\13.3\ISE_DS\EDK\lib\nt64;C: \Xilinx\13.3\ISE_DS\EDK\gnu\microblaze\nt64\bin;C: \Xilinx\13.3\ISE_DS\EDK\gnu\powerpc-eabi\nt64\bin;C: \Xilinx\13.3\ISE_DS\EDK\gnuwin\bin;C: \Xilinx\13.3\ISE_DS\common\bin\nt64;C: \Xilinx\13.3\ISE_DS\common\lib\nt64;C: \Windows\system32;C: \Windows;C: \Windows\System32\Wbem;C: \Windows\System32\WindowsPowerShell\v1.0\;C: \Program Files\MATLAB\R2011a\runtime\win64;C: \Program Files\MATLAB\R2011a\bin;C: \VXIPNP\WinNT\Bin;C: \Program Files (x86)\Altium Designer Summer 09\System;C: \Program Files (x86)\QuickTime\QTSystem\;C: \Program Files\NetBeans 7.0.1\java\ant\bin;C: \Program Files\Java\jdk1.6.0_27\bin;C: \Program Files\TortoiseSVN\bin;C: \Program Files (x86)\Rational\Rose RealTime\bin\win32;C: \Program Files (x86)\Rational\common;C: \Cadence\SPB_16.5\OpenAccess\bin\win32\opt;C: \Cadence\SPB_16.5\tools\Capture;C: \Cadence\SPB_16.5\tools\PSpice\Library;C: \Cadence\SPB_16.5\tools\PSpice;C: \Cadence\SPB_16.5\tools\specctra\bin;C: \Cadence\SPB_16.5\tools\fet\bin;C: \Cadence\SPB_16.5\tools\libutil\bin;C: \Cadence\SPB_16.5\tools\bin;C: \Cadence\SPB_16.5\tools\pcb\bin	< data not available >	< data not available >	< data not available >
PATHEXT	.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC	< data not available >	< data not available >	< data not available >
XILINX	C: \Xilinx\13.3\ISE_DS\ISE\	< data not available >	< data not available >	< data not available >
XILINXD_LICENSE_FILE	2100@XilinxLM.bu.edu	< data not available >	< data not available >	< data not available >
XILINX_DSP	C: \Xilinx\13.3\ISE_DS\ISE	< data not available >	< data not available >	< data not available >
XILINX_EDK	C: \Xilinx\13.3\ISE_DS\EDK	< data not available >	< data not available >	< data not available >
XILINX_PLANAHEAD	C: \Xilinx\13.3\ISE_DS\PlanAhead	< data not available >	< data not available >	< data not available >

+ +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

Synthesis Property Settings
Switch Name	Property Name	Value	Default Value
-ifn		ALUSHOW.prj
-ofn		ALUSHOW
-ofmt		NGC	NGC
-p		xc6slx16-3-csg324
-top		ALUSHOW
-opt_mode	Optimization Goal	Speed	Speed
-opt_level	Optimization Effort	1	1
-power	Power Reduction	NO	No
-iuc	Use synthesis Constraints File	NO	No
-keep_hierarchy	Keep Hierarchy	No	No
-netlist_hierarchy	Netlist Hierarchy	As_Optimized	As_Optimized
-rtlview	Generate RTL Schematic	Yes	No
-glob_opt	Global Optimization Goal	AllClockNets	AllClockNets
-read_cores	Read Cores	YES	Yes
-write_timing_constraints	Write Timing Constraints	NO	No
-cross_clock_analysis	Cross Clock Analysis	NO	No
-bus_delimiter	Bus Delimiter	<>	<>
-slice_utilization_ratio	Slice Utilization Ratio	100	100
-bram_utilization_ratio	BRAM Utilization Ratio	100	100
-dsp_utilization_ratio	DSP Utilization Ratio	100	100
-reduce_control_sets		Auto	Auto
-fsm_extract		YES	Yes
-fsm_encoding		Auto	Auto
-safe_implementation		No	No
-fsm_style		LUT	LUT
-ram_extract		Yes	Yes
-ram_style		Auto	Auto
-rom_extract		Yes	Yes
-shreg_extract		YES	Yes
-rom_style		Auto	Auto
-auto_bram_packing		NO	No
-resource_sharing		YES	Yes
-async_to_sync		NO	No
-use_dsp48		Auto	Auto
-iobuf		YES	Yes
-max_fanout		100000	100000
-bufg		16	16
-register_duplication		YES	Yes
-register_balancing		No	No
-optimize_primitives		NO	No
-use_clock_enable		Auto	Auto
-use_sync_set		Auto	Auto
-use_sync_reset		Auto	Auto
-iob		Auto	Auto
-equivalent_register_removal		YES	Yes
-slice_utilization_ratio_maxmargin		5	0

+ +
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +

Operating System Information
Operating System Information	xst	ngdbuild	map	par
CPU Architecture/Speed	Intel(R) Core(TM)2 Duo CPU E8200 @ 2.66GHz/2660 MHz	< data not available >	< data not available >	< data not available >
Host	ECE-PHO115-09	< data not available >	< data not available >	< data not available >
OS Name	Microsoft Windows 7 , 64-bit	< data not available >	< data not available >	< data not available >
OS Release	Service Pack 1 (build 7601)	< data not available >	< data not available >	< data not available >

+ \ No newline at end of file -- cgit v1.2.3