Analyzing Verilog file "X:/My Documents/ec311/ec311-lab4/Countdown.v" into library work