From 9540811daaffad7811475ea584333ab633ba8508 Mon Sep 17 00:00:00 2001
From: Michael Abed <michaelabed@gmail.com>
Date: Thu, 29 Mar 2012 16:17:45 -0400
Subject: yay

---
 TEST_FirFilter.v | 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 60 insertions(+)
 create mode 100644 TEST_FirFilter.v

(limited to 'TEST_FirFilter.v')

diff --git a/TEST_FirFilter.v b/TEST_FirFilter.v
new file mode 100644
index 0000000..fd8454a
--- /dev/null
+++ b/TEST_FirFilter.v
@@ -0,0 +1,60 @@
+`timescale 1ns / 1ps
+
+////////////////////////////////////////////////////////////////////////////////
+// Company: 
+// Engineer:
+//
+// Create Date:   15:29:29 03/29/2012
+// Design Name:   FIRFilter
+// Module Name:   /home/michael/Documents/School/EC311/lab5/TEST_FirFilter.v
+// Project Name:  lab5
+// Target Device:  
+// Tool versions:  
+// Description: 
+//
+// Verilog Test Fixture created by ISE for module: FIRFilter
+//
+// Dependencies:
+// 
+// Revision:
+// Revision 0.01 - File Created
+// Additional Comments:
+// 
+////////////////////////////////////////////////////////////////////////////////
+
+module TEST_FirFilter;
+
+	// Inputs
+	reg [7:0] yin;
+	reg load;
+	reg rst;
+
+	// Outputs
+	wire [15:0] yout;
+
+	// Instantiate the Unit Under Test (UUT)
+	FIRFilter uut (
+		.yin(yin), 
+		.yout(yout), 
+		.load(load), 
+		.rst(rst)
+	);
+
+	initial begin
+		// Initialize Inputs
+		yin = 0;
+		load = 0;
+		rst = 0;
+
+		// Wait 100 ns for global reset to finish
+		#100;
+        
+		// Add stimulus here
+		yin = 100; #10; load = 1; #10 load = 0; #10;
+		yin = 12; #10; load = 1; #10 load = 0; #10;
+		yin = 157; #10; load = 1; #10 load = 0; #10;
+		yin = 56; #10; load = 1; #10 load = 0; #10;
+	end
+      
+endmodule
+
-- 
cgit v1.2.3