Analyzing Verilog file "/home/michael/Documents/School/EC311/lab6/FSMController.v" into library work