diff options
author | Michael Abed <michaelabed@gmail.com> | 2012-02-16 15:46:19 -0500 |
---|---|---|
committer | Michael Abed <michaelabed@gmail.com> | 2012-02-16 15:46:19 -0500 |
commit | 57738e75e221fe61a8f87270b430c0f1c0b8ead5 (patch) | |
tree | 8ace7cfb1f8b7330e45dad06e4a21efeb2cadd64 /Divide.sch | |
download | ec311-lab1-57738e75e221fe61a8f87270b430c0f1c0b8ead5.tar.gz ec311-lab1-57738e75e221fe61a8f87270b430c0f1c0b8ead5.tar.bz2 ec311-lab1-57738e75e221fe61a8f87270b430c0f1c0b8ead5.zip |
initial commit
Diffstat (limited to 'Divide.sch')
-rwxr-xr-x | Divide.sch | 171 |
1 files changed, 171 insertions, 0 deletions
diff --git a/Divide.sch b/Divide.sch new file mode 100755 index 0000000..01ec9d9 --- /dev/null +++ b/Divide.sch @@ -0,0 +1,171 @@ +<?xml version="1.0" encoding="UTF-8"?> +<drawing version="7"> + <attr value="spartan6" name="DeviceFamilyName"> + <trait delete="all:0" /> + <trait editname="all:0" /> + <trait edittrait="all:0" /> + </attr> + <netlist> + <signal name="out0" /> + <signal name="out1" /> + <signal name="out2" /> + <signal name="b3" /> + <signal name="b0" /> + <signal name="b1" /> + <signal name="b2" /> + <signal name="out3" /> + <port polarity="Output" name="out0" /> + <port polarity="Output" name="out1" /> + <port polarity="Output" name="out2" /> + <port polarity="Input" name="b3" /> + <port polarity="Input" name="b0" /> + <port polarity="Input" name="b1" /> + <port polarity="Input" name="b2" /> + <port polarity="Output" name="out3" /> + <blockdef name="Divide_1"> + <timestamp>2012-2-16T0:25:5</timestamp> + <rect width="256" x="64" y="-256" height="256" /> + <line x2="0" y1="-224" y2="-224" x1="64" /> + <line x2="0" y1="-160" y2="-160" x1="64" /> + <line x2="0" y1="-96" y2="-96" x1="64" /> + <line x2="0" y1="-32" y2="-32" x1="64" /> + <line x2="384" y1="-224" y2="-224" x1="320" /> + </blockdef> + <blockdef name="Divide_2"> + <timestamp>2012-2-16T0:25:9</timestamp> + <rect width="256" x="64" y="-256" height="256" /> + <line x2="0" y1="-224" y2="-224" x1="64" /> + <line x2="0" y1="-160" y2="-160" x1="64" /> + <line x2="0" y1="-96" y2="-96" x1="64" /> + <line x2="0" y1="-32" y2="-32" x1="64" /> + <line x2="384" y1="-224" y2="-224" x1="320" /> + </blockdef> + <blockdef name="Divide_3"> + <timestamp>2012-2-16T0:25:12</timestamp> + <rect width="256" x="64" y="-256" height="256" /> + <line x2="0" y1="-224" y2="-224" x1="64" /> + <line x2="0" y1="-160" y2="-160" x1="64" /> + <line x2="0" y1="-96" y2="-96" x1="64" /> + <line x2="0" y1="-32" y2="-32" x1="64" /> + <line x2="384" y1="-224" y2="-224" x1="320" /> + </blockdef> + <blockdef name="Divide_0"> + <timestamp>2012-2-16T0:25:16</timestamp> + <rect width="256" x="64" y="-256" height="256" /> + <line x2="0" y1="-224" y2="-224" x1="64" /> + <line x2="0" y1="-160" y2="-160" x1="64" /> + <line x2="0" y1="-96" y2="-96" x1="64" /> + <line x2="0" y1="-32" y2="-32" x1="64" /> + <line x2="384" y1="-224" y2="-224" x1="320" /> + </blockdef> + <block symbolname="Divide_0" name="XLXI_12"> + <blockpin signalname="b2" name="b2" /> + <blockpin signalname="b0" name="b3" /> + <blockpin signalname="b2" name="b1" /> + <blockpin signalname="b1" name="b0" /> + <blockpin signalname="out0" name="result" /> + </block> + <block symbolname="Divide_3" name="XLXI_10"> + <blockpin signalname="b2" name="b2" /> + <blockpin signalname="b1" name="b1" /> + <blockpin signalname="b0" name="b0" /> + <blockpin signalname="b3" name="b3" /> + <blockpin signalname="out3" name="result" /> + </block> + <block symbolname="Divide_2" name="XLXI_9"> + <blockpin signalname="b3" name="b3" /> + <blockpin signalname="b1" name="b1" /> + <blockpin signalname="b0" name="b0" /> + <blockpin signalname="b2" name="b2" /> + <blockpin signalname="out2" name="result" /> + </block> + <block symbolname="Divide_1" name="XLXI_8"> + <blockpin signalname="b2" name="b2" /> + <blockpin signalname="b1" name="b1" /> + <blockpin signalname="b3" name="b3" /> + <blockpin signalname="b0" name="b0" /> + <blockpin signalname="out1" name="result" /> + </block> + </netlist> + <sheet sheetnum="1" width="3520" height="2720"> + <iomarker fontsize="28" x="2032" y="1008" name="out0" orien="R0" /> + <iomarker fontsize="28" x="2032" y="1424" name="out1" orien="R0" /> + <iomarker fontsize="28" x="2032" y="1744" name="out2" orien="R0" /> + <branch name="b0"> + <wire x2="1440" y1="1072" y2="1072" x1="1280" /> + <wire x2="1472" y1="1072" y2="1072" x1="1440" /> + <wire x2="1440" y1="1072" y2="1616" x1="1440" /> + <wire x2="1472" y1="1616" y2="1616" x1="1440" /> + <wire x2="1440" y1="1616" y2="1936" x1="1440" /> + <wire x2="1472" y1="1936" y2="1936" x1="1440" /> + <wire x2="1440" y1="1936" y2="2192" x1="1440" /> + <wire x2="1456" y1="2192" y2="2192" x1="1440" /> + </branch> + <iomarker fontsize="28" x="1280" y="1008" name="b3" orien="R180" /> + <iomarker fontsize="28" x="1280" y="1072" name="b0" orien="R180" /> + <iomarker fontsize="28" x="1264" y="1200" name="b1" orien="R180" /> + <instance x="1472" y="1296" name="XLXI_12" orien="R0"> + </instance> + <instance x="1472" y="1968" name="XLXI_9" orien="R0"> + </instance> + <instance x="1472" y="1648" name="XLXI_8" orien="R0"> + </instance> + <branch name="b1"> + <wire x2="1424" y1="1168" y2="1168" x1="1264" /> + <wire x2="1424" y1="1168" y2="1488" x1="1424" /> + <wire x2="1472" y1="1488" y2="1488" x1="1424" /> + <wire x2="1424" y1="1488" y2="1744" x1="1424" /> + <wire x2="1472" y1="1744" y2="1744" x1="1424" /> + <wire x2="1424" y1="1744" y2="2128" x1="1424" /> + <wire x2="1456" y1="2128" y2="2128" x1="1424" /> + <wire x2="1264" y1="1168" y2="1200" x1="1264" /> + <wire x2="1472" y1="1136" y2="1136" x1="1424" /> + <wire x2="1424" y1="1136" y2="1168" x1="1424" /> + </branch> + <iomarker fontsize="28" x="2096" y="2080" name="out3" orien="R0" /> + <instance x="1456" y="2288" name="XLXI_10" orien="R0"> + </instance> + <branch name="b3"> + <wire x2="1456" y1="1008" y2="1008" x1="1280" /> + <wire x2="1456" y1="1008" y2="1552" x1="1456" /> + <wire x2="1472" y1="1552" y2="1552" x1="1456" /> + <wire x2="1456" y1="1552" y2="1808" x1="1456" /> + <wire x2="1472" y1="1808" y2="1808" x1="1456" /> + <wire x2="1392" y1="1808" y2="2256" x1="1392" /> + <wire x2="1456" y1="2256" y2="2256" x1="1392" /> + <wire x2="1456" y1="1808" y2="1808" x1="1392" /> + </branch> + <branch name="b2"> + <wire x2="1408" y1="1312" y2="1312" x1="1264" /> + <wire x2="1408" y1="1312" y2="1424" x1="1408" /> + <wire x2="1472" y1="1424" y2="1424" x1="1408" /> + <wire x2="1408" y1="1424" y2="1872" x1="1408" /> + <wire x2="1472" y1="1872" y2="1872" x1="1408" /> + <wire x2="1408" y1="1872" y2="2064" x1="1408" /> + <wire x2="1456" y1="2064" y2="2064" x1="1408" /> + <wire x2="1472" y1="1200" y2="1200" x1="1408" /> + <wire x2="1408" y1="1200" y2="1264" x1="1408" /> + <wire x2="1408" y1="1264" y2="1312" x1="1408" /> + <wire x2="1472" y1="1264" y2="1264" x1="1408" /> + </branch> + <iomarker fontsize="28" x="1264" y="1312" name="b2" orien="R180" /> + <branch name="out0"> + <wire x2="2000" y1="1072" y2="1072" x1="1856" /> + <wire x2="2032" y1="1008" y2="1008" x1="2000" /> + <wire x2="2000" y1="1008" y2="1072" x1="2000" /> + </branch> + <branch name="out1"> + <wire x2="2000" y1="1424" y2="1424" x1="1856" /> + <wire x2="2032" y1="1424" y2="1424" x1="2000" /> + </branch> + <branch name="out2"> + <wire x2="2000" y1="1744" y2="1744" x1="1856" /> + <wire x2="2032" y1="1744" y2="1744" x1="2000" /> + </branch> + <branch name="out3"> + <wire x2="2016" y1="2064" y2="2064" x1="1840" /> + <wire x2="2016" y1="2064" y2="2080" x1="2016" /> + <wire x2="2096" y1="2080" y2="2080" x1="2016" /> + </branch> + </sheet> +</drawing>
\ No newline at end of file |