summaryrefslogtreecommitdiff
path: root/lab2.gise
diff options
context:
space:
mode:
Diffstat (limited to 'lab2.gise')
-rwxr-xr-xlab2.gise98
1 files changed, 98 insertions, 0 deletions
diff --git a/lab2.gise b/lab2.gise
new file mode 100755
index 0000000..ec644a8
--- /dev/null
+++ b/lab2.gise
@@ -0,0 +1,98 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
+
+ <!-- -->
+
+ <!-- For tool use only. Do not edit. -->
+
+ <!-- -->
+
+ <!-- ProjectNavigator created generated project file. -->
+
+ <!-- For use in tracking generated file and other information -->
+
+ <!-- allowing preservation of process status. -->
+
+ <!-- -->
+
+ <!-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved. -->
+
+ <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
+
+ <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2.xise"/>
+
+ <files xmlns="http://www.xilinx.com/XMLSchema">
+ <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
+ <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
+ <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUSHOW.cmd_log"/>
+ <file xil_pn:fileType="FILE_JHD" xil_pn:name="ALUSHOW.jhd"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUSHOW.lso"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSHOW.prj"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUSHOW.syr"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALUSHOW.vf"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUSHOW.xst"/>
+ <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUSHOW_xst.xrpt"/>
+ <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
+ <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
+ <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sev_seg_disp.sym" xil_pn:origination="imported"/>
+ <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="sev_seg_disp.vf"/>
+ <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
+ <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
+ </files>
+
+ <transforms xmlns="http://www.xilinx.com/XMLSchema">
+ <transform xil_pn:end_ts="1329338123" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1329338123">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ </transform>
+ <transform xil_pn:end_ts="1329359726" xil_pn:in_ck="8672901215410369526" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8812042356535902648" xil_pn:start_ts="1329359724">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ <status xil_pn:value="OutOfDateForInputs"/>
+ <status xil_pn:value="InputChanged"/>
+ <outfile xil_pn:name="ALUSHOW.vf"/>
+ <outfile xil_pn:name="sev_seg_disp.vf"/>
+ </transform>
+ <transform xil_pn:end_ts="1329339803" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1577299873911179815" xil_pn:start_ts="1329339803">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ </transform>
+ <transform xil_pn:end_ts="1329338123" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1329338123">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ </transform>
+ <transform xil_pn:end_ts="1329339803" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4863004908699751558" xil_pn:start_ts="1329339803">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ </transform>
+ <transform xil_pn:end_ts="1329339840" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1329339840">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ <status xil_pn:value="OutOfDateForPredecessor"/>
+ </transform>
+ <transform xil_pn:end_ts="1329339840" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7866682887845958159" xil_pn:start_ts="1329339840">
+ <status xil_pn:value="SuccessfullyRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ <status xil_pn:value="OutOfDateForPredecessor"/>
+ </transform>
+ <transform xil_pn:end_ts="1329339851" xil_pn:in_ck="3292037550190937560" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1223802107647622166" xil_pn:start_ts="1329339840">
+ <status xil_pn:value="FailedRun"/>
+ <status xil_pn:value="ReadyToRun"/>
+ <status xil_pn:value="OutOfDateForInputs"/>
+ <status xil_pn:value="OutOfDateForPredecessor"/>
+ <status xil_pn:value="OutOfDateForOutputs"/>
+ <status xil_pn:value="InputChanged"/>
+ <status xil_pn:value="OutputChanged"/>
+ <outfile xil_pn:name="ALUSHOW.jhd"/>
+ <outfile xil_pn:name="ALUSHOW.lso"/>
+ <outfile xil_pn:name="ALUSHOW.prj"/>
+ <outfile xil_pn:name="ALUSHOW.syr"/>
+ <outfile xil_pn:name="ALUSHOW.xst"/>
+ <outfile xil_pn:name="ALUSHOW_xst.xrpt"/>
+ <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
+ <outfile xil_pn:name="webtalk_pn.xml"/>
+ <outfile xil_pn:name="xst"/>
+ </transform>
+ </transforms>
+
+</generated_project>