summaryrefslogtreecommitdiff
path: root/Negate.vf
diff options
context:
space:
mode:
Diffstat (limited to 'Negate.vf')
-rwxr-xr-xNegate.vf77
1 files changed, 41 insertions, 36 deletions
diff --git a/Negate.vf b/Negate.vf
index 2f68f03..eb96691 100755
--- a/Negate.vf
+++ b/Negate.vf
@@ -7,11 +7,11 @@
// \ \ \/ Version : 13.3
// \ \ Application : sch2hdl
// / / Filename : Negate.vf
-// /___/ /\ Timestamp : 02/15/2012 15:00:10
+// /___/ /\ Timestamp : 02/16/2012 18:54:27
// \ \ / \
// \___\/\___\
//
-//Command: sch2hdl -intstyle ise -family spartan6 -verilog "X:/My Documents/ec311/lab1/Negate.vf" -w "X:/My Documents/ec311/lab1/Negate.sch"
+//Command: sch2hdl -intstyle ise -family spartan6 -verilog "X:/My Documents/ec311/ec311-lab1/Negate.vf" -w "X:/My Documents/ec311/ec311-lab1/Negate.sch"
//Design Name: Negate
//Device: spartan6
//Purpose:
@@ -33,17 +33,17 @@ module Negate_3_MUSER_Negate(b0,
output result;
wire XLXN_8;
- wire XLXN_9;
+ wire XLXN_10;
- OR3 XLXI_5 (.I0(b2),
- .I1(b1),
- .I2(b0),
- .O(XLXN_9));
- NAND2 XLXI_9 (.I0(XLXN_8),
- .I1(b3),
- .O(result));
- INV XLXI_12 (.I(XLXN_9),
+ OR3 XLXI_14 (.I0(b2),
+ .I1(b1),
+ .I2(b0),
.O(XLXN_8));
+ INV XLXI_15 (.I(b3),
+ .O(XLXN_10));
+ AND2 XLXI_16 (.I0(XLXN_8),
+ .I1(XLXN_10),
+ .O(result));
endmodule
`timescale 1ns / 1ps
@@ -101,33 +101,38 @@ module Negate_2_MUSER_Negate(b0,
input b3;
output result;
- wire XLXN_7;
- wire XLXN_9;
- wire XLXN_10;
- wire XLXN_12;
- wire XLXN_16;
- wire XLXN_17;
+ wire XLXN_35;
+ wire XLXN_37;
+ wire XLXN_40;
+ wire XLXN_41;
+ wire XLXN_44;
+ wire XLXN_47;
+ wire XLXN_49;
- AND2 XLXI_1 (.I0(XLXN_7),
- .I1(b3),
- .O(XLXN_9));
- AND3 XLXI_2 (.I0(b2),
- .I1(XLXN_16),
- .I2(XLXN_17),
- .O(XLXN_10));
- OR2 XLXI_3 (.I0(XLXN_10),
- .I1(XLXN_9),
+ OR4 XLXI_8 (.I0(XLXN_37),
+ .I1(XLXN_41),
+ .I2(XLXN_40),
+ .I3(XLXN_35),
.O(result));
- OR3 XLXI_4 (.I0(XLXN_12),
- .I1(b1),
- .I2(b0),
- .O(XLXN_7));
- INV XLXI_5 (.I(b2),
- .O(XLXN_12));
- INV XLXI_6 (.I(b1),
- .O(XLXN_16));
- INV XLXI_7 (.I(b0),
- .O(XLXN_17));
+ AND2 XLXI_9 (.I0(XLXN_44),
+ .I1(b3),
+ .O(XLXN_35));
+ AND2 XLXI_10 (.I0(b1),
+ .I1(XLXN_44),
+ .O(XLXN_41));
+ AND2 XLXI_11 (.I0(b0),
+ .I1(XLXN_44),
+ .O(XLXN_40));
+ INV XLXI_14 (.I(b2),
+ .O(XLXN_44));
+ AND3 XLXI_15 (.I0(XLXN_47),
+ .I1(XLXN_49),
+ .I2(b2),
+ .O(XLXN_37));
+ INV XLXI_16 (.I(b1),
+ .O(XLXN_49));
+ INV XLXI_17 (.I(b0),
+ .O(XLXN_47));
endmodule
`timescale 1ns / 1ps