summaryrefslogtreecommitdiff
path: root/verilog/mux_2to1_nbit.v
diff options
context:
space:
mode:
authorMichael Abed <michaelabed@gmail.com>2012-12-02 12:13:10 -0500
committerMichael Abed <michaelabed@gmail.com>2012-12-02 12:13:10 -0500
commite64c18d0e30c33fe4609c881620fa937da7b8ce3 (patch)
tree1caab3c1934a97fbff1faef1076e34f06c994a6c /verilog/mux_2to1_nbit.v
downloadec413-lab5-master.tar.gz
ec413-lab5-master.tar.bz2
ec413-lab5-master.zip
make git repoHEADmaster
Diffstat (limited to 'verilog/mux_2to1_nbit.v')
-rwxr-xr-xverilog/mux_2to1_nbit.v39
1 files changed, 39 insertions, 0 deletions
diff --git a/verilog/mux_2to1_nbit.v b/verilog/mux_2to1_nbit.v
new file mode 100755
index 0000000..3e70955
--- /dev/null
+++ b/verilog/mux_2to1_nbit.v
@@ -0,0 +1,39 @@
+`timescale 1ns / 1ps
+//////////////////////////////////////////////////////////////////////////////////
+// Company:
+// Engineer:
+//
+// Create Date: 13:03:36 10/05/2012
+// Design Name:
+// Module Name: mux_2to1_nbit
+// Project Name:
+// Target Devices:
+// Tool versions:
+// Description:
+//
+// Dependencies:
+//
+// Revision:
+// Revision 0.01 - File Created
+// Additional Comments:
+//
+//////////////////////////////////////////////////////////////////////////////////
+module mux_2to1_nbit(
+ out,
+ sel,
+ o0,
+ o1
+ );
+parameter BITS = 32;
+input [BITS-1:0] o1, o0;
+output [BITS-1:0] out;
+input sel;
+
+generate
+genvar i;
+ for (i = 0; i < BITS; i = i + 1) begin:muxgen
+ mux_2to1 m(out[i], sel, o0[i], o1[i]);
+ end
+endgenerate
+
+endmodule